The prevailing wisdom coming out of the Design Automation Conference and other recent conferences is that to make system-level design a reality, tools must first address system verification. Well, ...
Four years ago at DAC two analysts, then at Gartner, predicted that electronic system level (ESL) design tools may return the EDA industry to double-digit growth. The ESL market is just as elusive now ...
For a decade now, mainstream complex ASIC design and verification has been done at one level of abstraction. Logic is captured, tests are generated, simulations are analyzed, and IP is delivered at ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results