Shown is a simplified continuous-time sigma-delta ADC model, comprising a sigma-delta modulator and a decimation filter. The DT-S? input structure typically implements switched capacitors, and CT-S?
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback